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Abstract—This paper presents a voltage balancing method for
stacked multicell converters based on phase disposition pulse-
width modulation. This method is based on minimizing a cost
function to determine the optimum redundant state for capacitor
voltage balance for each particular voltage level. The robustness
of the proposed voltage balancing method is veriﬁed against
static and dynamic unbalanced load conditions. Furthermore, a
signiﬁcant reduction in the switching frequencies of the power
devices is achieved by using sawtooth carriers instead of stan-
dard triangular carriers without affecting the voltage balancing
capability.
Index Terms—Multilevel converter; Stacked multicell con-
verter; Capacitor voltage balancing; Pulse-width modulation.
I. INTRODUCTION
Hybrid multilevel converters have been introduced in the
recent years and are considered competitive solutions for
medium and high power applications [1], since they require to
store less energy when compared with the popular multilevel
topologies, i.e. the cascaded multi-modular converter [2], the
modular multilevel converter (MMC) [3], the diode-clamped
converter (DCC) [4], and the ﬂying capacitor (FC) converter
[5]. The hybrid multilevel converters allow high voltage/power
ratings, lower total harmonic distortion (THD), and lower
power losses, when compared with the conventional two-
level converter [6], [7] and also to some of the popular
multilevel topologies. Fig. 1 shows the stacked multicell con-
verter (SMC), which is one hybrid multilevel topology. The
SMC is capable to provide a higher number of voltage levels
with reduced FCs, when compared with the conventional FC
converter.
Similar to the other multilevel topologies, this newly hybrid
multilevel converter also requires capacitor voltage balancing
for proper performance of the converter. In [9]–[15] phase-
shifted pulse-width modulation (PS-PWM) was applied to
the SMC, which provides natural voltage balance. However,
natural voltage balance depends on the load conditions and the
dynamics slows down with different types of loads, specially
non-linear loads. In [9]–[12], a booster was used to achieve
faster voltage balancing dynamics. This balance booster con-
sists of a passive RLC ﬁlter and thus introduces some power
loses, reduces converter’s reliability and increases its size.
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Fig. 1. Circuit diagram of a 3× 2 SMC.
There are a few active voltage balancing methods found
in the technical literature [16]–[18]. In [16], a direct torque
control method was proposed. This method regulates the
FC voltages; however, no line-to-line voltage is shown and
analyzed in the paper. Another method was proposed in [17]
which uses a sliding mode observer. This method performs
well and it does not require any voltage sensors. However, the
method itself is complicated and requires a lot of computations.
Finally, an active voltage balancing method was proposed in
[18] for hybrid converters such as the active neutral-point-
clamped (ANPC) and the SMC. The method consists on
evaluating a cost function for the selection of the redundant
states using space-vector modulation (SVM) for a four-level
SMC. The authors suggest increasing the number of voltage
levels to extend the operating range of the converter, which is
obviously not an optimal solution.
The solutions discussed above for SMCs do not report on the
effects of the voltage balancing methods on the switching fre-
quencies in the power devices. This paper presents a capacitor
voltage balancing method using phase disposition pulse-width
modulation (PD-PWM) and reports the switching frequency
evaluation on a seven-level SMC. Voltage balance is performed
by proper selection of redundant switching states by using
TABLE I
3× 2 SMC CONVERTER: VOLTAGE LEVELS, SWITCHING STATES, FC
CURRENTS, AND EFFECTS ON THE FC VOLTAGES
Output
Switching States FC Currents FC voltages
Voltage
Level (vx0) sx3z sx2z sx1z st.# iCx2z iCx1z vCx2z vCx1z
4 Vdc
2
1 1 1 {7} 0 0 x x
3 Vdc
3
1 1 0 {6} 0 ix x ↑
1 0 1 {5} ix -ix ↑ ↓
0 1 1 {3} -ix 0 ↓ x
2 Vdc
6
1 0 0 {4} ix 0 ↑ x
0 1 0 {2} -ix ix ↓ ↑
0 0 1 {1} 0 -ix x ↓
1 0 0 0 0 {0} 0 0 x x
Note: The charging/discharging effects in the FC are given
assuming that ix is positive (ix > 0) with the following
notation:
↑ Capacitor voltage increases
↓ Capacitor voltage decreases
x No change in the capacitor voltage
a cost function. Switching frequencies on the power devices
are evaluated by comparing triangular and sawtooth carrier
waveforms. Also, the FC ripples are analyzed for both types
of carriers. The analysis shows that using sawtooth carriers
a signiﬁcant reduction in the switching frequencies can be
achieved without effecting the FC voltage ripple and voltage
balancing efﬁciency. Moreover, the quality of the line-to-line
output voltage is analyzed in terms of fast Fourier transform
(FFT) and total harmonic distortion (THD) for the two carrier
waveforms.
The rest of the paper is organized as follows. Section II
describes the operating principle of the SMC. Section III ex-
plains the proposed FC voltage balancing method. Section IV
introduces the use of sawtooth carriers for the reduction of
the switching frequencies in the power devices. Section V
presents simulation results on a seven-level SMC to verify the
effectiveness of the proposed voltage balancing method. Also
some discussions on using triangular and sawtooth carriers
is done by examining the average switching frequencies of
the power devices, FFT and THD of the line-to-line voltages.
Finally, the conclusions are summarized in Section VI.
II. OPERATING PRINCIPLE OF THE SMC CONVERTER
Fig. 1 shows a circuit diagram of a phase-leg of a seven-
level SMC. It consists of three cells (Y = 3) of ﬂying capacitor
(FC) converter, which are integrated to form two stages/stacks
(Z = 2). It is called 3x2 SMC. The converter comprises
four FCs, the upper FCs Cx12 and Cx22, are in the Stage
2, while the lower FCs Cx11, Cx21 are in the Stage 1, where
the subscript x is used for phase identiﬁcation x={a, b, c}.
The dc bus consists of two capacitors C1 and C2, each of
them is regulated to have a half of the dc-link voltage (Vdc/2).
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Fig. 2. PD-PWM technique for 3×2 SMC: (a) reference signal (vxref ) and
carriers, and (b) output voltage (vx0).
During normal operation, the mean voltage of the FCs Cx11
and Cx12 has to be maintained at Vdc/6, whereas it has to
be maintained at Vdc/3 for the FCs Cx21 and Cx22. The
output voltage vx0 consist of seven (3× 2+ 1) voltage levels,
i.e. 0, Vdc/6, Vdc/3, Vdc/2, 2Vdc/3, 5Vdc/6, Vdc. The switch
control function is deﬁned as sx yz , where y deﬁnes the switch
number corresponding to a particular cell in the phase-leg x
of the SMC converter y = {1, ..., Y } (Y = 3) and z deﬁnes
a particular switch associated with the stage z = {1, ..., Z}
(Z = 2). The switch control functions can take two values
sx yz = {0, 1}, meaning “0” and “1” that the switch is off and
on, respectively. The switch pairs in each phase leg (sx yz and
sx yz) operate in a complementary manner.
Fig. 2(a) shows a reference signal and the carrier signals
using PD-PWM, which is applied to a 3 × 2 SMC. In this
converter, PD-PWM requires six carriers. The upper three
carriers in Stage 2 have the same amplitude and frequency
and are arranged in a level shifted manner. The same char-
acteristics apply to the lower three carriers in Stage 1. A
sinusoidal reference signal is modiﬁed by adding a zero
sequence in order to achieve maximum fundamental amplitude
under linear mode (vxref ). The zero sequence is given by
−(vxref max + vxref min)/2, where vxref max and vxref min
are the maximum and minimum values of the reference signals
considering all phase-legs of the converter. The reference
signal (vxref ) is compared with the triangular carriers to
generate the gating signals. PD-PWM does not provide natural
balancing for the capacitor voltages; nevertheless, when com-
bined with the proposed balancing method capacitor voltage
balance can be achieved.
III. VOLTAGE BALANCING METHOD
The proposed voltage balancing method is developed using
PD-PWM. The PD-PWM will deﬁne the particular voltage
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Fig. 3. Block diagram of the proposed voltage balancing method.
level that has to be provided at the output of the SMC. The
optimal redundant switching state is selected for each voltage
level at any switching period by evaluating a cost function to
help for the capacitor voltage balance. The cost function is
deﬁned as in [18], [19]:
Jxs z =
1
2
Y−1∑
j=1
Cxjz(vCxjz − V ∗Cxjz)2, (1)
where x identiﬁes the phase, and s is the switching state s =
{0, .., 7} of Stage z; for example, Ja1 2 is the cost function
calculated for phase a at stage 2 (z = 2) and switching state
1, i.e. sa32 = 0, sa22 = 0, and sa12 = 1. j is the index used
for the identiﬁcation of each FC j = {1, 2}, being Cxjz a
particular FC and V ∗Cxjz its reference voltage.
The cost function in (1) is positively deﬁned and it becomes
zero if all the FCs voltages are at the reference values.
Therefore, the cost function in (1) should be minimized. The
minimization process can be performed using a differentiating
method, which is given as:
d
dt
Jxs z =
d
dt
1
2
Y−1∑
j=1
Cxjz(vCxjz − V ∗Cxjz)2
=
Y−1∑
j=1
(ΔvCxjziCxjz) ≤ 0,
(2)
where ΔvCxjz is the voltage deviation of a FC (ΔvCxjz =
vCxjz − V ∗Cxjz), and iCxjz is the current in each FC, which
depends on the selected redundant switching state and load
current, as shown in Table I. When the modulator deﬁnes two
particular voltage levels for the following switching period at
Stage z, the cost function is evaluated for all redundant switch-
ing states available for those levels. Based on the calculated
values, the switching states that provide the minimum value
to the cost function are the ones selected and are used for
the gating signals. Fig. 3 shows the method of the proposed
modulation strategy for one phase-leg of 3× 2 SMC.
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Fig. 4. Swithing frequency reduction example: (a) transitions between two
consecutive voltage levels and possible transitions within the same voltage
level when using triangular carrier, and (b) transitions between two voltage
levels using sawtooth carriers.
IV. REDUCTION OF THE SWITCHING FREQUENCIES USING
SAWTOOTH CARRIERS
Triangular carriers are normally used for the modulation
(Fig. 2). When using these carriers, once a switching period
has ended, the following one will usually start providing the
same voltage level as in the previous instant (Fig. 4(a)). Since
the evaluation of the cost function is performed during the
previous switching period and the new switching state is
applied at the sampling instant, the selected switching state
may change within the same level because of voltage balancing
requirements. This fact leads to additional switching events in
the power devices. This can be avoided by changing the shape
of the carriers [19].
Fig. 4(b) shows the case of using sawtooth-shaped carriers
for the modulation. As it can be noted, no transition within
the same voltage level can happen when changing from
one switching period to the next one. On the contrary, the
transitions are between consecutive levels. Hence, a signiﬁcant
amount of switching transitions can be avoided by using
sawtooth carriers.
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Fig. 5. The SMC under unbalanced linear load. A step change in the modulation index from m = 0.6 to m = 0.9 occurs at 60ms and at 120ms a linear load
is added: (a) line-to-line voltage (vab) and FC voltages (vCa11, vCa12, vCa21, and vCa22), and (b) output currents (ia, ib, and ic).
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Fig. 6. Capacitor voltages of the SMC operating under unbalanced linear load: vCa11 and vCa12 using (a) triangular carriers, and (b) sawtooth carriers, vCa21
and vCa22 using (c) triangular carriers, and (d) sawtooth carriers.
V. PERFORMANCE EVALUATION
Simulation tests are performed on three-phase 3 × 2 SMC
shown in Fig. 1. The converter has been simulated using
MATLAB/Simulink [20] and PLECS Toolbox [21]. In the
simulations, the dc voltage is Vdc = 100V and a Wye-
connected linear RL load (R = 44Ω, L = 6mH) is connected
to the converter output. The value of the FCs is C = 400μF.
The fundamental and the carrier frequencies are f = 50Hz
and fs = 2kHz, respectively. The performance of the proposed
voltage balancing method is evaluated in terms of switching
frequencies, FFT, and THD values of a line-to-line output
voltage for these two carriers, i.e. triangular and sawtooth
carriers.
The dynamic behavior of the proposed voltage balancing
method operating over a linear unbalanced load (RL) is
shown in Fig. 5. An unbalanced condition is introduced in
the linear load (Ra = 22Ω, Rb = 66Ω, Rc = 44Ω). In this
simulation, the initial capacitor voltages were VCa 11 = 4V,
VCa 12 = 22V, VCa 21 = 26V, VCa 22 = 58V and regulated
to the desired voltages, i.e. 16.67 V, 16.67 V, 33.33 V, and
33.33V, respectively. It can be observed from Fig. 5(a) that
the capacitor voltages reach their reference values in about 30
ms. Once in the steady-state condition, the modulation index
m changes from 0.6 to 0.9 at 60 ms, and later, at 120 ms, an
additional Wye resistive load of about 88Ω is connected. It can
(a) (b)
Fig. 7. Switching frequencies of the power devices: (a) using triangular carriers and (b) sawtooth carriers.
Fig. 8. Switching frequency ratio (sawtooth/triangular) of the power devices.
be noted from Fig. 5 that during these transients the capacitor
voltages of the SMC are not affected. Hence, the proposed
voltage balancing method proves to be robust not only in the
steady state operating under unbalanced load condition but also
under dynamic operating conditions.
Fig. 6(a) and Fig. 6(b) show the capacitor voltages (vCa 11,
vCa 12) for triangular and sawtooth carriers, respectively. As
observed, the voltage ripples are almost the same for both
carriers. The same can be observed for the capacitor voltages
vCa 21 and vCa 22 in Fig. 6(c) and Fig. 6(d).
Fig. 7(a) and Fig. 7(b) show the average switching fre-
quencies of the power devices using triangular and sawtooth
carriers, respectively. All possible output current phase angles
and modulation indices (m) under linear modulation have been
considered. It can be seen from the ﬁgures, that the output
current phase angle does not signiﬁcantly affects the switching
frequency.
Fig. 8 shows the switching frequency ratio between using
sawtooth and triangular carriers for all modulation indices and
load power factors. From Fig. 8, it should be remarked that
with sawtooth carriers there is a reduction of the switching
frequency of about 15% on average for large modulation
indices. Such a reduction in the switching frequency is even
more signiﬁcant for low modulation indices.
The FFT of the line-to-line output voltages is shown in
Fig. 9(a) and 9(b) for triangular and sawtooth carriers, re-
spectively. These ﬁgures show the output voltage spectra for
modulation indices ranging from [0.1, 1]. It can be observed
that the harmonic components at the carrier frequency (2
kHz) have higher amplitude when using the sawtooth carriers.
In the case of sawtooth carriers, the THD is increased by
about 1% on average for large modulation indices, and for
lower modulation indices the increase is signiﬁcantly higher.
Nevertheless, such an increase in the distortion is produced at
high frequencies (around the carrier frequency and above) and
no low-frequency distortion appears in any case. Thus, such
harmonic components can be easily ﬁltered.
The voltage ripples in the FCs are almost the same using
both carriers. The main advantage of using sawtooth over
triangle carriers is that it produces signiﬁcantly less switching
frequencies and thus lowers the switching losses.
VI. CONCLUSION
This paper has proposed a capacitor voltage balancing
method for SMCs using PD-PWM. This method calculates
the cost function using FC voltage deviations and the load
current. It then selects the minimum cost function value of
the redundant states at each sampling period. The proposed
voltage balancing method is applied to a seven-level SMC. It
shows to be very robust under unbalanced loads and transients
conditions, as the capacitor voltages are well regulated at the
desired levels. Moreover, the seven-level SMC is analyzed
using triangular and sawtooth carriers. Simulation results show
that the switching frequency of the device is reduced by about
15% using the sawtooth carrier waveforms when compared
with the triangular ones. This result agrees with the theoretical
analysis, as in sawtooth carriers there are no transitions within
the same voltage levels during the sampling instant. The THD
values using sawtooth carriers are not signiﬁcantly increased
and the voltage ripples of the FCs remain the same.
(a) (b)
Fig. 9. FFT of the line-to-line voltage for different modulation indices (m) and frequency modulation index mf = 40 using (a) triangular carriers and (b)
sawtooth carriers.
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